Sciweavers

142 search results - page 10 / 29
» Estimating Energy Consumption for an MPSoC Architectural Exp...
Sort
View
125
Voted
DSD
2007
IEEE
122views Hardware» more  DSD 2007»
15 years 8 months ago
Energy Based Design Space Exploration of Multiprocessor VLIW Architectures
Today energy is an important factor in designing a multiprocessor system. The overall goal of this work is to propose a methodology for design space exploration of VLIW multiproce...
Manoj Gupta, Mayank Gupta, Neeraj Goel, M. Balaksr...
129
Voted
VLSID
2008
IEEE
142views VLSI» more  VLSID 2008»
15 years 8 months ago
Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures
With the shift towards deep sub-micron (DSM) technologies, the increase in leakage power and the adoption of poweraware design methodologies have resulted in potentially significa...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
ICCAD
2005
IEEE
147views Hardware» more  ICCAD 2005»
15 years 10 months ago
NoCEE: energy macro-model extraction methodology for network on chip routers
In this paper we present NoCEE, a fast and accurate method for extracting energy models for packet-switched Network on Chip (NoC) routers. Linear regression is used to model the r...
Jeremy Chan, Sri Parameswaran
102
Voted
PATMOS
2007
Springer
15 years 8 months ago
XEEMU: An Improved XScale Power Simulator
Energy efficiency is a top requirement in embedded system design. Understanding the complex issue of software power consumption in early design phases is of extreme importance to m...
Zoltán Herczeg, Ákos Kiss, Daniel Sc...
DAC
1997
ACM
15 years 6 months ago
Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT
We describe an architectural design space exploration methodology that minimizes the energy dissipation of digital circuits. The centerpiece of our methodology is a Verilog-based ...
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha C...