142 search results - page 8 / 29 » Estimating Energy Consumption for an MPSoC Architectural Exp... |
112
click to vote
ASPDAC
2004
ACM
15 years 5 months ago
2004
ACM
— The growing use of digital signal processors (DSPs) in embedded systems necessitates the use of optimizing compilers supporting their special architecture features. Beside the ...
CODES
2006
IEEE
15 years 5 months ago
2006
IEEE
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
CCR
2010
14 years 12 months ago
2010
We present a sophisticated framework to systematically explore the temporal correlation in environmental monitoring wireless sensor networks. The presented framework optimizes los...
DAC
1999
ACM
16 years 21 days ago
1999
ACM
This paper presents a methodology for cycle-accurate simulation of energy dissipation in embedded systems. The ARM Ltd. 1 instruction-level cycle-accurate simulator is extended wi...
ASPDAC
2008
ACM
15 years 1 months ago
2008
ACM
Horizontally Partitioned Caches (HPCs) are a promising architectural feature to reduce the energy consumption of the memory subsystem. However, the energy reduction obtained using...