Sciweavers

851 search results - page 162 / 171
» Evaluating Performance Attributes of Layered Software Archit...
Sort
View
CF
2010
ACM
15 years 2 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
CIA
2000
Springer
15 years 1 months ago
Towards Information Agent Interoperability
Abstract. Currently, many kinds of information agents for di erent purposes exist. However, agents from di erent systems are still unable to cooperate, even if they accurately foll...
Stefan Haustein, Sascha Lüdecke
CGO
2010
IEEE
15 years 4 months ago
Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bi
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
Tobias J. K. Edler von Koch, Igor Böhm, Bj&ou...
84
Voted
LCTRTS
2007
Springer
15 years 3 months ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier
75
Voted
CGO
2006
IEEE
15 years 3 months ago
Exhaustive Optimization Phase Order Space Exploration
The phase-ordering problem is a long standing issue for compiler writers. Most optimizing compilers typically have numerous different code-improving phases, many of which can be a...
Prasad Kulkarni, David B. Whalley, Gary S. Tyson, ...