Sciweavers

3893 search results - page 680 / 779
» Execution Architectures and Compilation
Sort
View
CASES
2006
ACM
15 years 7 months ago
A case study of multi-threading in the embedded space
The continuing miniaturization of technology coupled with wireless networks has made it feasible to physically embed sensor network systems into the environment. Sensor net proces...
Greg Hoover, Forrest Brewer, Timothy Sherwood
PPOPP
2006
ACM
15 years 7 months ago
Mobile MPI programs in computational grids
Utility computing is becoming a popular way of exploiting the potential of computational grids. In utility computing, users are provided with computational power in a transparent ...
Rohit Fernandes, Keshav Pingali, Paul Stodghill
ARITH
2005
IEEE
15 years 7 months ago
The Vector Floating-Point Unit in a Synergistic Processor Element of a CELL Processor
The floating-point unit in the Synergistic Processor Element of the 1st generation multi-core CELL Processor is described. The FPU supports 4-way SIMD single precision and intege...
Silvia M. Müller, Christian Jacobi 0002, Hwa-...
125
Voted
CIMCA
2005
IEEE
15 years 7 months ago
Applying a Web-Service-Based Model to Dynamic Service-Deployment
Owing to the increase in both heterogeneity and complexity in today’s networking systems, the need arises for an architecture for network-based services that provides flexibilit...
Christos Chrysoulas, Evangelos Haleplidis, Robert ...
CODES
2005
IEEE
15 years 7 months ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan