Sciweavers

123 search results - page 22 / 25
» Experimenting with buffer sizes in routers
Sort
View
ANCS
2008
ACM
14 years 11 months ago
BRICK: a novel exact active statistics counter architecture
In this paper, we present an exact active statistics counter architecture called BRICK (Bucketized Rank Indexed Counters) that can efficiently store per-flow variable-width statis...
Nan Hua, Bill Lin, Jun (Jim) Xu, Haiquan (Chuck) Z...
CN
2007
98views more  CN 2007»
14 years 9 months ago
Analysis of point-to-point packet delay in an operational network
— In this paper we perform a detailed analysis of point-to-point packet delay in an operational tier-1 network. The point-to-point delay is the time between a packet entering a r...
Baek-Young Choi, Sue B. Moon, Zhi-Li Zhang, Konsta...
RTSS
2009
IEEE
15 years 4 months ago
Real-Time Control of I/O COTS Peripherals for Embedded Systems
Real-time embedded systems are increasingly being built using commercial-off-the-shelf (COTS) components such as mass-produced peripherals and buses to reduce costs, timeto-market...
Stanley Bak, Emiliano Betti, Rodolfo Pellizzoni, M...
CODES
2006
IEEE
15 years 3 months ago
A formal approach to robustness maximization of complex heterogeneous embedded systems
Embedded system optimization typically considers objectives such as cost, timing, buffer sizes and power consumption. Robustness criteria, i.e. sensitivity of the system to variat...
Arne Hamann, Razvan Racu, Rolf Ernst
AINA
2009
IEEE
15 years 2 months ago
An Analytical Performance Evaluation for WSNs Using Loop-Free Bellman Ford Protocol
—Although several analytical models have been proposed for wireless sensor networks (WSNs) with different capabilities, very few of them consider the effect of general service di...
Mohammad Baharloo, Reza Hajisheykhi, Mohammad Arjo...