Sciweavers

    1862 search results - page 110 / 373
    » FPGA
    Sort
    View
    SBRN
    1998
    IEEE
    190views Neural Networks» more  SBRN 1998»
    Implementation of a Probabilistic Neural Network for Multi-spectral Image Classification on an FPGA based Custom Computing Machi
    15 years 8 months ago
    Implementation of a Probabilistic Neural Network for Multi-spectral Image Classification on an FPGA based Custom Computing Machi
    Download  fsweb.olin.edu
    As the demand for higher performance computers for the processing of remote sensing science algorithms increases, the need to investigate new computing paradigms is justified. Fie...
    Marco A. Figueiredo, Clay Gloster
    claim paper
    Read More »
    DAC
    1998
    ACM
    138views Computer Architecture» more  DAC 1998»
    Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis
    15 years 8 months ago
    Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis
    Download  www.cs.york.ac.uk
    Recently, functional decomposition has been adopted for LUT based FPGA technology mapping with good results. In this paper, we propose a novel method for functional multipleoutput...
    Jie-Hong Roland Jiang, Jing-Yang Jou, Juinn-Dar Hu...
    claim paper
    Read More »
    ICCAD
    1993
    IEEE
    134views Hardware» more  ICCAD 1993»
    Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
    15 years 8 months ago
    Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
    Download  cadlab.cs.ucla.edu
    In this paper, we present an integrated approach to synthesis and mapping to go beyond the combinatorial limit set up by the depth-optimal FlowMap algorithm. The new algorithm, na...
    Jason Cong, Yuzheng Ding
    claim paper
    Read More »
    DAC
    1993
    ACM
    149views Computer Architecture» more  DAC 1993»
    On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping
    15 years 8 months ago
    On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping
    Download  cadlab.cs.ucla.edu
    In this paper we study the area and depth trade-off in LUT based FPGA technology mapping. Starting from a depth-optimal mapping solution, we perform a number of depth relaxation o...
    Jason Cong, Yuzheng Ding
    claim paper
    Read More »
    130
    Voted
    ICCD
    1992
    IEEE
    82views Hardware» more  ICCD 1992»
    A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies
    15 years 8 months ago
    A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies
    Download  www.cs.utah.edu
    Asynchronous or self-timed systems that do not rely on a global clock to keep system components synchronized can offer significant advantages over traditional clocked circuits in ...
    Erik Brunvand, Nick Michell, Kent F. Smith
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.