Sciweavers

1054 search results - page 62 / 211
» Fast Simulation Techniques for Design Space Exploration
Sort
View
CHI
2008
ACM
15 years 10 months ago
Multi-flick: an evaluation of flick-based scrolling techniques for pen interfaces
Multi-flick, which consists of repeated flick actions, has received media attention as an intuitive and natural document-scrolling technique for stylus based systems. In this pape...
Dzmitry Aliakseyeu, Pourang Irani, Andrés L...
ISSS
1995
IEEE
121views Hardware» more  ISSS 1995»
15 years 1 months ago
A comprehensive estimation technique for high-level synthesis
We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it ...
Seong Yong Ohm, Fadi J. Kurdahi, Nikil Dutt, Min X...
ISSS
2002
IEEE
141views Hardware» more  ISSS 2002»
15 years 2 months ago
An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems
Datapath width optimization is very effective for reducing the area of a custom-made embedded system. The trivial way of optimization is to iteratively customize, evaluate, and r...
Hiroto Yasuura, Yun Cao, Mohammad Mesbah Uddin
ICCAD
2001
IEEE
104views Hardware» more  ICCAD 2001»
15 years 6 months ago
A Symbolic Simulation-Based Methodology for Generating Black-Box Timing Models of Custom Macrocells
We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simu...
Clayton B. McDonald, Randal E. Bryant
MASCOTS
2010
14 years 11 months ago
Barra: A Parallel Functional Simulator for GPGPU
Abstract--We present Barra, a simulator of Graphics Processing Units (GPU) tuned for general purpose processing (GPGPU). It is based on the UNISIM framework and it simulates the na...
Sylvain Collange, Marc Daumas, David Defour, David...