Sciweavers

478 search results - page 12 / 96
» Formal Methods for Specifying, Validating, and Verifying Req...
Sort
View
COMPSAC
2010
IEEE
14 years 7 months ago
Specifying Time-Sensitive Systems with TLA+
We present a pattern-based method to express time specifications in the language TLA+ . A real-time module RealTimeNew is introduced to encapsulate the definitions of commonly used...
Hehua Zhang, Ming Gu, Xiaoyu Song
75
Voted
ACSAC
2003
IEEE
15 years 2 months ago
A Policy Validation Framework for Enterprise Authorization Specification
The validation of enterprise authorization specification for conformance to enterprise security policies requires an out-of-band framework in many situations since the enforcing a...
Ramaswamy Chandramouli
DSVIS
1998
Springer
15 years 1 months ago
Pragmatic Formal Design: A Case Study in Integrating Formal Methods into the HCI Development Cycle
Formal modelling, in interactive system design, has received considerably less real use than might have been hoped. Heavy weight formal methods can be expensive to use, with poor c...
Meurig Sage, Chris Johnson
TC
1998
14 years 9 months ago
Abstraction Techniques for Validation Coverage Analysis and Test Generation
ion Techniques for Validation Coverage Analysis and Test Generation Dinos Moundanos, Jacob A. Abraham, Fellow, IEEE, and Yatin V. Hoskote —The enormous state spaces which must be...
Dinos Moundanos, Jacob A. Abraham, Yatin Vasant Ho...
ENTCS
2008
139views more  ENTCS 2008»
14 years 9 months ago
Pervasive Compiler Verification - From Verified Programs to Verified Systems
We report in this paper on the formal verification of a simple compiler for the C-like programming language C0. The compiler correctness proof meets the special requirements of pe...
Dirk Leinenbach, Elena Petrova