Sciweavers

2813 search results - page 170 / 563
» Formalizing Architectural Connection
Sort
View
DATE
2009
IEEE
162views Hardware» more  DATE 2009»
16 years 1 months ago
Aelite: A flit-synchronous Network on Chip with composable and predictable services
Abstract—To accommodate the growing number of applications integrated on a single chip, Networks on Chip (NoC) must offer scalability not only on the architectural, but also on t...
Andreas Hansson, Mahesh Subburaman, Kees Goossens
GLOBECOM
2008
IEEE
16 years 23 days ago
All-Optical Unicast/Multicast Routing in WDM Networks
Abstract—Optical Transport Networks (OTN) must be prepared in terms of better resource utilization, for accommodating unicast and multicast traffic together. Light-trees have be...
Javier E. Sierra, Luis F. Caro, Fernando Solano, J...
CSCW
2006
ACM
16 years 8 days ago
Moving office: inhabiting a dynamic building
Mixed Reality Architecture (MRA) supports distributed teams in their everyday work activities by linking multiple physical spaces across a shared three-dimensional virtual world. ...
Holger Schnädelbach, Alan Penn, Phil Steadman...
CF
2007
ACM
15 years 10 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
CCECE
2006
IEEE
16 years 11 days ago
Evaluation Patterns of Tele-Haptics
Multimedia and Information technology are reaching limits in terms of what can be done in multimedia applications with only sight and sound. The next critical step is to bring the...
Xiaojun Shen, Jilin Zhou, Nicolas D. Georganas