Sciweavers

366 search results - page 40 / 74
» Four equivalent equivalences of reductions
Sort
View
126
Voted
DAC
1996
ACM
15 years 4 months ago
Integrating Formal Verification Methods with A Conventional Project Design Flow
We present a formal verification methodology that we have used on a computer system design project. The methodology integrates a temporal logic model checker with a conventional pr...
Ásgeir Th. Eiríksson
FPL
2006
Springer
115views Hardware» more  FPL 2006»
15 years 4 months ago
Executing Hardware as Parallel Software for Picoblaze Networks
Multi-processor architectures have gained interest recently because of their ability to exploit programmable silicon parallelism at acceptable power-efficiency figures. Despite th...
Pengyuan Yu, Patrick Schaumont
130
Voted
FPGA
2000
ACM
479views FPGA» more  FPGA 2000»
15 years 4 months ago
Implementing a RAKE receiver for wireless communications on an FPGA-based computer system
RAKE receivers are widely used in the wireless communications industry. Currently, custom VLSI is the most popular implementation. Programmable and reconfigurable logic implementa...
Ali M. Shankiti, Miriam Leeser
ESA
2008
Springer
129views Algorithms» more  ESA 2008»
15 years 2 months ago
More Robust Hashing: Cuckoo Hashing with a Stash
Cuckoo hashing holds great potential as a high-performance hashing scheme for real applications. Up to this point, the greatest drawback of cuckoo hashing appears to be that there...
Adam Kirsch, Michael Mitzenmacher, Udi Wieder
INTERACT
2007
15 years 2 months ago
InterCUBE: A Study into Merging Action and Interaction Spaces
We describe the development of a novel tangible interface we call the InterCUBE, a cube-shaped device with no external buttons or widgets. We study the implications of such a shape...
Benjamin Salem, Harold Peeters