Sciweavers

113 search results - page 10 / 23
» From single to multiprocessor real-time kernels in hardware
Sort
View
77
Voted
MVA
1994
14 years 11 months ago
Visual Control of a Robot Head
these points must not be coplanar. We report in this article a real time algorithm TIM that can track and estimate hand gesture, providing reliably 5 degrees of freedom from a sing...
Han Wang, Stan Z. Li, Eam Khwang Teoh
63
Voted
IPPS
2005
IEEE
15 years 3 months ago
Programming Configurable Multiprocessors
A new high performance computation technique involving multiple processors on a single silicon die is quickly gaining popularity. This new design approach provides very high perfo...
Steven A. Guccione
SI3D
2012
ACM
13 years 5 months ago
Decoupled deferred shading for hardware rasterization
In this paper we present decoupled deferred shading: a rendering technique based on a new data structure called compact geometry buffer, which stores shading samples independently...
Gabor Liktor, Carsten Dachsbacher
84
Voted
PLDI
2011
ACM
14 years 14 days ago
Understanding POWER multiprocessors
Exploiting today’s multiprocessors requires highperformance and correct concurrent systems code (optimising compilers, language runtimes, OS kernels, etc.), which in turn requir...
Susmit Sarkar, Peter Sewell, Jade Alglave, Luc Mar...
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
15 years 2 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn