Sciweavers

1862 search results - page 121 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
112
Voted
CHES
2007
Springer
154views Cryptology» more  CHES 2007»
15 years 9 months ago
Multi-gigabit GCM-AES Architecture Optimized for FPGAs
Abstract. This paper presents a design-space exploration of the Galois/Counter Mode (GCM) algorithm with Advanced Encryption Standard (AES) as underlying block cipher for high thro...
Stefan Lemsitzer, Johannes Wolkerstorfer, Norbert ...
133
Voted
ICCS
2009
Springer
15 years 1 months ago
Evaluating the Jaccard-Tanimoto Index on Multi-core Architectures
The Jaccard/Tanimoto coefficient is an important workload, used in a large variety of problems including drug design fingerprinting, clustering analysis, similarity web searching a...
Vipin Sachdeva, Douglas M. Freimuth, Chris Mueller
179
Voted
ANCS
2008
ACM
15 years 5 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
111
Voted
GECCO
2005
Springer
142views Optimization» more  GECCO 2005»
15 years 9 months ago
Toward evolved flight
We present the first hardware-in-the-loop evolutionary optimization on an ornithopter. Our experiments demonstrate the feasibility of evolving flight through genetic algorithms an...
Rusty Hunt, Gregory Hornby, Jason D. Lohn
127
Voted
FTCS
1998
79views more  FTCS 1998»
15 years 4 months ago
Proving Correctness of a Controller Algorithm for the RAID Level 5 System
Most RAID controllers implemented in industry are complicated and di cult to reason about. This complexity has led to software and hardware systems that are di cult to debug and h...
Mandana Vaziri, Nancy A. Lynch, Jeannette M. Wing