1862 search results - page 161 / 373 » General Architecture for Hardware Implementation of Genetic ... |
128
Voted
ICCAD
2006
IEEE
16 years 16 days ago
2006
IEEE
Behavior synthesis and optimization beyond the register transfer level require an efficient utilization of the underlying platform features. This paper presents a platform-based ...
208
Voted
SIGCOMM
1995
ACM
15 years 7 months ago
1995
ACM
MD5 is an authentication algorithm proposed as the required implementation of the authentication option in IPv6. This paper presents an analysis of the speed at which MD5 can be i...
149
Voted
ISCA
2012
IEEE
13 years 6 months ago
2012
IEEE
Modern memory controllers employ sophisticated address mapping, command scheduling, and power management optimizations to alleviate the adverse effects of DRAM timing and resource...
134
Voted
FPL
2004
Springer
15 years 9 months ago
2004
Springer
Abstract. In this paper, a novel architecture dedicated to image processing is presented. The most original aspect of the approach is the use of a System On Chip implemented in a F...
120
Voted
ACMMSP
2004
ACM
15 years 9 months ago
2004
ACM
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...