1862 search results - page 165 / 373 » General Architecture for Hardware Implementation of Genetic ... |
122
Voted
ICASSP
2008
IEEE
15 years 10 months ago
2008
IEEE
In this paper, we propose a new scheduling algorithm for the overlapped message passing decoding, which can be applied to general low-density parity check (LDPC) codes. The partia...
108
Voted
FPGA
2005
ACM
15 years 9 months ago
2005
ACM
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
122
Voted
FPGA
2003
ACM
15 years 9 months ago
2003
ACM
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
133
Voted
FPGA
2008
ACM
15 years 5 months ago
2008
ACM
Functional full-system simulators are powerful and versatile research tools for accelerating architectural exploration and advanced software development. Their main shortcoming is...
119
Voted
SIGCOMM
2009
ACM
15 years 10 months ago
2009
ACM
New protocols for the data link and network layer are being proposed to address limitations of current protocols in terms of scalability, security, and manageability. High-speed r...