1862 search results - page 202 / 373 » General Architecture for Hardware Implementation of Genetic ... |
145
click to vote
DAC
2003
ACM
15 years 9 months ago
2003
ACM
A new methodology is presented to solve a strongly nonlinear circuit, characterized by Piece-Wise Linear (PWL) functions, symbolically and explicitly in terms of its circuit param...
163
Voted
ISSS
1995
IEEE
15 years 7 months ago
1995
IEEE
To construct complete systems on silicon, application speci c DSP accelerators are needed to speed up the execution of high throughput DSP algorithms. In this paper, a methodology...
145
click to vote
ISCA
2010
IEEE
15 years 5 months ago
2010
IEEE
This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
117
click to vote
ISLPED
1997
ACM
15 years 8 months ago
1997
ACM
In this paper1 we propose a novel approach to synthesis for low power under tight timing constraints. Starting from a mapped netlist, we apply a powerful generalized matching algo...
133
Voted
VLSID
2009
IEEE
16 years 4 months ago
2009
IEEE
The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB...