Sciweavers

185 search results - page 10 / 37
» Generation of Interpretive and Compiled Instruction Set Simu...
Sort
View
IWSOC
2005
IEEE
112views Hardware» more  IWSOC 2005»
15 years 5 months ago
Practical Techniques for Performance Estimation of Processors
Performance estimation of processor is important to select the right processor for an application. Poorly chosen processors can either under perform very badly or over perform but...
Abhijit Ray, Thambipillai Srikanthan, Wu Jigang
MICRO
2010
IEEE
175views Hardware» more  MICRO 2010»
14 years 9 months ago
Efficient Selection of Vector Instructions Using Dynamic Programming
Accelerating program performance via SIMD vector units is very common in modern processors, as evidenced by the use of SSE, MMX, VSE, and VSX SIMD instructions in multimedia, scien...
Rajkishore Barik, Jisheng Zhao, Vivek Sarkar
104
Voted
EMSOFT
2005
Springer
15 years 5 months ago
A sink-n-hoist framework for leakage power reduction
Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies. Recent research efforts have tried to integrate architecture...
Yi-Ping You, Chung-Wen Huang, Jenq Kuen Lee
FCCM
2002
IEEE
321views VLSI» more  FCCM 2002»
15 years 4 months ago
Queue Machines: Hardware Compilation in Hardware
Abstract - In this paper, we hypothesize that reconfigurable computing is not more widely used because of the logistical difficulties caused by the close coupling of applications a...
Herman Schmit, Benjamin A. Levine, Benjamin Ylvisa...
FPL
2007
Springer
99views Hardware» more  FPL 2007»
15 years 3 months ago
Disjoint Pattern Enumeration for Custom Instructions Identification
Extensible processors allow addition of application-specific custom instructions to the core instruction set architecture. These custom instructions are selected through an analys...
Pan Yu, Tulika Mitra