Sciweavers

123 search results - page 12 / 25
» Generative Instructional Engineering of Competence Developme...
Sort
View
107
Voted
CSSE
2008
IEEE
14 years 11 months ago
A Power-Efficient Floating-Point Co-processor Design
According to dramatically growing interesting in power-efficient embedded processor, designers must establish the proper power strategy when they design new embedded processor core...
Xunying Zhang, Xubang Shen
77
Voted
EMSOFT
2004
Springer
15 years 1 months ago
A methodology for generating verified combinatorial circuits
High-level programming languages offer significant expressivity but provide little or no guarantees about resource use. Resourcebounded languages -- such as hardware-description l...
Oleg Kiselyov, Kedar N. Swadi, Walid Taha
IWOMP
2007
Springer
15 years 3 months ago
Supporting OpenMP on Cell
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Ton...
EMSOFT
2003
Springer
15 years 2 months ago
Generating Heap-Bounded Programs in a Functional Setting
Abstract. High-level programming languages offer significant expressivity but provide little or no guarantees about resource utilization. Resource-bounded languages provide stron...
Walid Taha, Stephan Ellner, Hongwei Xi
84
Voted
LSO
2004
Springer
15 years 2 months ago
Embedding Experiences in Micro-didactical Arrangements
Experience-based Information Systems (EbIS) enable organizations to capture, store and reuse knowledge and experiences for continuous competence development. However, there are sev...
Eric Ras, Stephan Weibelzahl