Sciweavers

1229 search results - page 143 / 246
» Graph-Based Design and Analysis of Dynamic Software Architec...
Sort
View
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
15 years 8 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
IPPS
2007
IEEE
15 years 10 months ago
Optimizing the Fast Fourier Transform on a Multi-core Architecture
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...
Long Chen, Ziang Hu, Junmin Lin, Guang R. Gao
COMPSAC
2009
IEEE
15 years 10 months ago
An Integrated Framework for Checking Concurrency-Related Programming Errors
Developing concurrent programs is intrinsically difficult. They are subject to programming errors that are not present in traditional sequential programs. Our current work is to ...
Qichang Chen, Liqiang Wang
CF
2007
ACM
15 years 7 months ago
Reconfigurable hybrid interconnection for static and dynamic scientific applications
As we enter the era of petascale computing, system architects must plan for machines composed of tens or even hundreds of thousands of processors. Although fully connected network...
Shoaib Kamil, Ali Pinar, Daniel Gunter, Michael Li...
TRUSTBUS
2007
Springer
15 years 10 months ago
Securing VO Management
Abstract. In this paper we propose a security architecture and mechanism for Virtual Organizations (VO) for businesses. The VOs we consider are based on web service technology to a...
Florian Kerschbaum, Rafael Deitos, Philip Robinson