Sciweavers

550 search results - page 68 / 110
» Hardware Accelerated Power Estimation
Sort
View
166
Voted
CODES
2003
IEEE
15 years 8 months ago
A low power scheduler using game theory
In this paper, we describe a new methodology based on game theory for minimizing the average power of a circuit during scheduling in behavioral synthesis. The problem of schedulin...
N. Ranganathan, Ashok K. Murugavel
157
Voted
ISLPED
2005
ACM
108views Hardware» more  ISLPED 2005»
15 years 9 months ago
Replacing global wires with an on-chip network: a power analysis
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
Seongmoo Heo, Krste Asanovic
93
Voted
ICCD
2001
IEEE
106views Hardware» more  ICCD 2001»
16 years 13 days ago
Pre-routing Estimation of Shielding for RLC Signal Integrity
The formiila-based I<,JJ model is a figiire of merit for the inductive coirpling, and has been used to solve the simrrltaneoris shield insertion and net ordering (SINO) and sim...
James D. Z. Ma, Arvind Parihar, Lei He
109
Voted
ISLPED
2004
ACM
122views Hardware» more  ISLPED 2004»
15 years 9 months ago
Microarchitectural techniques for power gating of execution units
Leakage power is a major concern in current and future microprocessor designs. In this paper, we explore the potential of architectural techniques to reduce leakage through power-...
Zhigang Hu, Alper Buyuktosunoglu, Viji Srinivasan,...
VLSID
2002
IEEE
132views VLSI» more  VLSID 2002»
16 years 3 months ago
VLSI Architecture for a Flexible Motion Estimation with Parameters
If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can get benefits, which improve quality and perfor...
Jinku Choi, Nozomu Togawa, Masao Yanagisawa, Tatsu...