Sciweavers

117 search results - page 14 / 24
» Hardware Compilation for FPGA-Based Configurable Computing M...
Sort
View
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 1 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
IEEEPACT
2000
IEEE
15 years 2 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
CASES
2010
ACM
14 years 7 months ago
Resource recycling: putting idle resources to work on a composable accelerator
Mobile computing platforms in the form of smart phones, netbooks, and personal digital assistants have become an integral part of our everyday lives. Moving ahead to the future, m...
Yongjun Park, Hyunchul Park, Scott A. Mahlke, Sukj...
IEEEPACT
2008
IEEE
15 years 4 months ago
A tuning framework for software-managed memory hierarchies
Achieving good performance on a modern machine with a multi-level memory hierarchy, and in particular on a machine with software-managed memories, requires precise tuning of progr...
Manman Ren, Ji Young Park, Mike Houston, Alex Aike...
73
Voted
IPPS
2006
IEEE
15 years 3 months ago
Implementation of a reconfigurable hard real-time control system for mechatronic and automotive applications
Control algorithms implemented directly in hardware take advantage of parallel signal processing. Furthermore, implementing controller functionality in reconfigurable hardware fac...
Steffen Toscher, Roland Kasper, Thomas Reinemann