Sciweavers

308 search results - page 48 / 62
» Hardware Reconfigurable Neural Networks
Sort
View
DAGSTUHL
2008
14 years 11 months ago
The Grand Challenges and Myths of Neural-Symbolic Computation
The construction of computational cognitive models integrating the connectionist and symbolic paradigms of artificial intelligence is a standing research issue in the field. The co...
Luís C. Lamb
86
Voted
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
15 years 1 months ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...
DSD
2007
IEEE
150views Hardware» more  DSD 2007»
15 years 4 months ago
Adaptive Distance Estimation and Localization in WSN using RSSI Measures
Abstract—Localization is one of the most challenging and important issues in wireless sensor networks (WSNs), especially if cost-effective approaches are demanded. In this paper,...
Abdalkarim Awad, Thorsten Frunzke, Falko Dressler
DSOM
2007
Springer
15 years 1 months ago
Bottleneck Detection Using Statistical Intervention Analysis
Abstract. The complexity of today's large-scale enterprise applications demands system administrators to monitor enormous amounts of metrics, and reconfigure their hardware as...
Simon Malkowski, Markus Hedwig, Jason Parekh, Calt...
DFT
2006
IEEE
143views VLSI» more  DFT 2006»
15 years 3 months ago
Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC
This paper1 discusses a defect tolerant and energy economized computing array for the DSP plane of a 3-D Heterogeneous System on a Chip. We present the J-platform, which employs c...
Vijay K. Jain, Glenn H. Chapman