Sciweavers

339 search results - page 18 / 68
» Hardware Synthesis for Multi-Dimensional Time
Sort
View
HICSS
2007
IEEE
120views Biometrics» more  HICSS 2007»
15 years 6 months ago
A Model-Based Approach for Platform-Independent Binary Components with Precise Timing and Fine-Grained Concurrency
Fine grained concurrency and accurate timing can be essential for embedded hardware and software systems. These requirements should be reflected in the specification and must be c...
Tim Schattkowsky, Gregor Engels, Alexander Fö...
CAV
2010
Springer
172views Hardware» more  CAV 2010»
15 years 4 months ago
Symbolic Bounded Synthesis
Abstract. Synthesis of finite state systems from full linear time temporal logic (LTL) specifications is gaining more and more attention as several recent achievements have signi...
Rüdiger Ehlers
94
Voted
ASPDAC
2009
ACM
122views Hardware» more  ASPDAC 2009»
15 years 7 months ago
Tolerating process variations in high-level synthesis using transparent latches
—Considering process variability at the behavior synthesis level is necessary, because it makes some instances of function units slower and others faster, resulting in unbalanced...
Yibo Chen, Yuan Xie
ASPDAC
2009
ACM
155views Hardware» more  ASPDAC 2009»
15 years 7 months ago
Variation-aware resource sharing and binding in behavioral synthesis
— As technology scales, the delay uncertainty caused by process variations has become increasingly pronounced in deep submicron designs. In the presence of process variations, wo...
Feng Wang 0004, Yuan Xie, Andres Takach
ITC
1999
IEEE
107views Hardware» more  ITC 1999»
15 years 4 months ago
A high-level BIST synthesis method based on a region-wise heuristic for an integer linear programming
A high-level built-in self-test (BIST) synthesis involves several tasks such as system register assignment, interconnection assignment, and BIST register assignment. Existing high...
Han Bin Kim, Dong Sam Ha