Sciweavers

1077 search results - page 142 / 216
» Hardware code generation from dataflow programs
Sort
View
IWMM
2000
Springer
90views Hardware» more  IWMM 2000»
15 years 5 months ago
Compact Garbage Collection Tables
Garbage collection tables for finding pointers on the stack can be represented in 20-25% of the space previously reported. Live pointer information is often the same at many call ...
David Tarditi
125
Voted
DYNAMO
2000
110views more  DYNAMO 2000»
15 years 3 months ago
Machine-adaptable dynamic binary translation
Dynamic binary translation is the process of translating and optimizing executable code for one machine to another at runtime, while the program is "executing" on the ta...
David Ung, Cristina Cifuentes
ASPDAC
2011
ACM
217views Hardware» more  ASPDAC 2011»
14 years 5 months ago
Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core syst
This paper studies realization and performance comparison of the sequential and weak consistency models in the network-on-chip (NoC) based distributed shared memory (DSM) multi-cor...
Abdul Naeem, Xiaowen Chen, Zhonghai Lu, Axel Jants...
106
Voted
ASPDAC
2009
ACM
111views Hardware» more  ASPDAC 2009»
15 years 8 months ago
A UML-based approach for heterogeneous IP integration
- With increasing availability of predefined IP (Intellectual Properties) blocks and inexpensive microprocessors, embedded system designers are faced with more design choices than ...
Zhenxin Sun, Weng-Fai Wong
117
Voted
IPPS
2007
IEEE
15 years 8 months ago
A Study of Design Efficiency with a High-Level Language for FPGAs
Over the years reconfigurable computing devices such as FPGAs have evolved from gate-level glue logic to complex reprogrammable processing architectures. However, the tools used f...
Zain-ul-Abdin, Bertil Svensson