Sciweavers

951 search results - page 112 / 191
» Hardware design experiences in ZebraNet
Sort
View
ISCA
2012
IEEE
333views Hardware» more  ISCA 2012»
13 years 7 days ago
Reducing memory reference energy with opportunistic virtual caching
Most modern cores perform a highly-associative translation look aside buffer (TLB) lookup on every memory access. These designs often hide the TLB lookup latency by overlapping it...
Arkaprava Basu, Mark D. Hill, Michael M. Swift
ICCD
2005
IEEE
169views Hardware» more  ICCD 2005»
15 years 6 months ago
ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology
— Since rapid progress has been made in device improvement and integration of small carbon nanotube fieldeffect transistors (CNFETs) circuits, the time has come for developing c...
Wei Zhang, Niraj K. Jha
ICCAD
2008
IEEE
127views Hardware» more  ICCAD 2008»
15 years 6 months ago
Verification of arithmetic datapaths using polynomial function models and congruence solving
Abstract— This paper addresses the problem of solving finite word-length (bit-vector) arithmetic with applications to equivalence verification of arithmetic datapaths. Arithmet...
Neal Tew, Priyank Kalla, Namrata Shekhar, Sivaram ...
ICCAD
2006
IEEE
169views Hardware» more  ICCAD 2006»
15 years 6 months ago
Microarchitecture parameter selection to optimize system performance under process variation
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
Xiaoyao Liang, David Brooks
TEI
2009
ACM
117views Hardware» more  TEI 2009»
15 years 4 months ago
Easigami: a reconfigurable folded-sheet TUI
Easigami is a novel tangible user interface (TUI) and interactive system intended to help children to learn to fold 3D geometric forms and to explore 2D-3D transformations. We pre...
Yingdan Huang, Mark D. Gross, Ellen Yi-Luen Do, Mi...