2852 search results - page 134 / 571 » High Performance Architectures and Compilers |
120
click to vote
ASAP
2007
IEEE
15 years 5 months ago
2007
IEEE
This paper presents the enhancement of an ASIP’s floating point performance by coupling of a co-processor and adding of special instructions. Processor hardware modifications an...
116
click to vote
CASES
2001
ACM
15 years 7 months ago
2001
ACM
In this paper we describe a design exploration methodology for clustered VLIW architectures. The central idea of this work is a set of three techniques aimed at reducing the cost ...
126
Voted
DATE
2008
IEEE
15 years 9 months ago
2008
IEEE
In many applications string pattern matching is one of the most intensive tasks in terms of computation time and memory accesses. Network Intrusion Detection Systems and DNA Seque...
252
Voted
CC
2011
Springer
14 years 6 months ago
2011
Springer
For decades, the design and implementation of arrays in programming languages has reflected a natural tension between productivity and performance. Recently introduced HPCS langua...
110
Voted
IPPS
2007
IEEE
15 years 9 months ago
2007
IEEE
High-radix switches are desirable building blocks for large computer interconnection networks, because they are more suitable to convert chip I/O bandwidth into low latency and lo...