Sciweavers

2852 search results - page 169 / 571
» High Performance Architectures and Compilers
Sort
View
152
Voted
ET
2002
85views more  ET 2002»
15 years 3 months ago
Signal Integrity: Fault Modeling and Testing in High-Speed SoCs
As we approach 100nm technology the interconnect issues are becoming one of the main concerns in the testing of gigahertz system-onchips. Voltage distortion (noise) and delay viol...
Mehrdad Nourani, Amir Attarha
119
Voted
ICSE
1998
IEEE-ACM
15 years 7 months ago
Non-Intrusive Object Introspection in C++: Architecture and Application
We describe the design and implementation of system architecture to support object introspection in C++. In this system, information is collected by parsing class declarations, an...
Tyng-Ruey Chuang, Y. S. Kuo, Chien-Min Wang
180
Voted
ICES
2010
Springer
277views Hardware» more  ICES 2010»
15 years 1 months ago
An Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an ef...
Snaider Carrillo, Jim Harkin, Liam McDaid, Sandeep...
190
Voted
CVPR
2011
IEEE
14 years 11 months ago
P2C2: Programmable Pixel Compressive Camera for High Speed Imaging.
We describe an imaging architecture for compressive video sensing termed programmable pixel compressive camera (P2C2). P2C2 allows us to capture fast phenomena at frame rates high...
Dikpal Reddy, Ashok Veeraraghavan
LCPC
2009
Springer
15 years 8 months ago
Speculative Optimizations for Parallel Programs on Multicores
The advent of multicores presents a promising opportunity for exploiting fine grained parallelism present in programs. Programs parallelized in the above fashion, typically involv...
Vijay Nagarajan, Rajiv Gupta