ET 2002 - PDF Preprint Papers

ET 2002

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ET-2002 Paper

click to vote

ET
2002

122views more ET 2002»

Using At-Speed BIST to Test LVDS Serializer/Deserializer Function

13 years 11 months ago

Download www.national.com

LVDS is the acronym for Low-Voltage-DifferentialSignaling and is described in both the ANSI/TIA/EIA644 and IEEE 1596.3 standards. High performance yet Low Power and EMI have made ...

Magnus Eckersand, Fredrik Franzon, Ken Filliter

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	122	Using At-Speed BIST to Test LVDS Serializer/Deserializer Function	claim
2	115	CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing	claim
3	111	Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST	claim
4	108	Diagnosis Strategies for Hardware or Software Systems	claim
5	105	An Integrated Framework for the Design and Optimization of SOC Test Solutions	claim
6	97	Test Generation for Crosstalk-Induced Faults: Framework and Computational Results	claim
7	90	Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip	claim
8	85	Signal Integrity: Fault Modeling and Testing in High-Speed SoCs	claim
9	84	Hardware Generation of Random Single Input Change Test Sequences	claim
10	77	Reusing Scan Chains for Test Pattern Decompression	claim
11	72	Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor	claim
12	67	On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST	claim
13	64	Structural Fault Based Specification Reduction for Testing Analog Circuits	claim
14	50	TA-PSV - Timing Analysis for Partially Specified Vectors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers