Sciweavers

2852 search results - page 235 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
2007
ACM
16 years 4 months ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
Ann Gordon-Ross, Frank Vahid
BNT
1997
15 years 5 months ago
Tag-switching architecture: overview
Tag switching is a way to combine the label-swapping forwarding paradigm with network layer routing. This has several advantages. Tags can have a wide spectrum of forwarding granu...
Yakov Rekhter
121
Voted
EUROMICRO
2000
IEEE
15 years 8 months ago
Tumor Recognition in Endoscopic Video Images Using Artificial Neural Network Architectures
This paper focuses on a scheme for automated tumor recognition using images acquired during endoscopic sessions. The proposed recognition system is based on multi-layer feed forwa...
S. A. Karkanis, Dimitrios K. Iakovidis, Dimitrios ...
112
Voted
IJDSN
2007
111views more  IJDSN 2007»
15 years 3 months ago
Architecture of Wireless Sensor Networks with Mobile Sinks: Multiple Access Case
We propose to develop wireless Sensor Networks with Mobile Sinks (MSSN), under high sensor node density, where multiple sensor nodes need to share one single communication channel...
Liang Song, Dimitrios Hatzinakos
ICS
2005
Tsinghua U.
15 years 9 months ago
Automatic generation and tuning of MPI collective communication routines
In order for collective communication routines to achieve high performance on different platforms, they must be able to adapt to the system architecture and use different algori...
Ahmad Faraj, Xin Yuan