Sciweavers

2852 search results - page 359 / 571
» High Performance Architectures and Compilers
Sort
View
144
Voted
ICASSP
2009
IEEE
15 years 2 months ago
Distributed sampling and reconstruction of non-bandlimited fields in sensor networks based on shift-invariant spaces
We use the theory and algorithms developed for so-called shiftinvariant spaces to develop a novel distributed architecture for sampling and reconstructing non-bandlimited fields i...
Gunter Reise, Gerald Matz
ICDCSW
2002
IEEE
15 years 9 months ago
DBGlobe: A Data-Centric Approach to Global Computing
In the near future, there will be increasingly powerful computers in smart cards, telephones, and other information appliances. This will create a massive infrastructure composed ...
Alexandros Karakasidis, Evaggelia Pitoura
148
Voted
MICRO
2000
IEEE
88views Hardware» more  MICRO 2000»
15 years 4 months ago
Two-level hierarchical register file organization for VLIW processors
High-performance microprocessors are currently designed to exploit the inherent instruction level parallelism (ILP) available in most applications. The techniques used in their de...
Javier Zalamea, Josep Llosa, Eduard Ayguadé...
SIGMETRICS
2008
ACM
15 years 4 months ago
DRAM is plenty fast for wirespeed statistics counting
Per-flow network measurement at Internet backbone links requires the efficient maintanence of large arrays of statistics counters at very high speeds (e.g. 40 Gb/s). The prevailin...
Bill Lin, Jun (Jim) Xu
118
Voted
IPPS
2007
IEEE
15 years 11 months ago
ParalleX: A Study of A New Parallel Computation Model
This paper proposes the study of a new computation model that attempts to address the underlying sources of performance degradation (e.g. latency, overhead, and starvation) and th...
Guang R. Gao, Thomas L. Sterling, Rick Stevens, Ma...