Sciweavers

205 search results - page 22 / 41
» High Performance Array Processor for Video Decoding
Sort
View
DAC
2006
ACM
16 years 21 days ago
Games are up for DVFS
Graphics-intensive computer games are no longer restricted to highperformance desktops, but are also available on a variety of portable devices ranging from notebooks to PDAs and ...
Yan Gu, Samarjit Chakraborty, Wei Tsang Ooi
HPCC
2009
Springer
15 years 4 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
SAMOS
2009
Springer
15 years 4 months ago
CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey
The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems...
Yahya Jan, Lech Józwiak
ICIP
2003
IEEE
16 years 1 months ago
Rate-distortion optimized video streaming with multiple deadlines
We extend a recently-proposed framework for the rate-distortion optimized transmission of packetized media. The original framework assumed that media packets each have a single arr...
Mark Kalman, Prashant Ramanathan, Bernd Girod
IPPS
2007
IEEE
15 years 6 months ago
Achieving Reliable Parallel Performance in a VoD Storage Server Using Randomization and Replication
This paper investigates randomization and replication as strategies to achieve reliable performance in disk arrays targeted for video-on-demand (VoD) workloads. A disk array can p...
Yung Ryn Choe, Vijay S. Pai