Sciweavers

6138 search results - page 322 / 1228
» High performance computing through parallel processing
Sort
View
CLEIEJ
2010
15 years 2 months ago
Teaching Programming Principles through a Game Engine
Teaching fundamental programming to freshmen is a hard task to be performed, given the high level action and logical reasoning that are required for these students to develop in a...
Cristiane Camilo Hernandez, Luciano Silva, Rafael ...
ICDCSW
2007
IEEE
15 years 11 months ago
UBCA: Utility-Based Clustering Architecture for Peer-to-Peer Systems
Peer-to-Peer (P2P) systems are currently used in a variety of applications. File sharing applications and ad hoc networking have fueled the usage of these systems. P2P systems gen...
Brent Lagesse, Mohan Kumar
JSA
2010
158views more  JSA 2010»
14 years 11 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
138
Voted
EUROPAR
2008
Springer
15 years 6 months ago
Exploiting Hybrid Parallelism in Web Search Engines
Abstract. With the emergence of multi-core CPU (or Chip-level MultiProcessor -CMP-), it is essential to develop techniques that capitalize on CMP's advantages to speed up very...
Carolina Bonacic, Carlos García, Mauricio M...
153
Voted
IPPS
1998
IEEE
15 years 8 months ago
Runtime Support for Virtual BSP Computer
Abstract. Several computing environments including wide area networks and nondedicated networks of workstations are characterized by frequent unavailability of the participating ma...
Mohan V. Nibhanupudi, Boleslaw K. Szymanski