Sciweavers

1773 search results - page 151 / 355
» High-level power estimation
Sort
View
FPL
2009
Springer
145views Hardware» more  FPL 2009»
15 years 5 months ago
Area estimation and optimisation of FPGA routing fabrics
This paper presents a methodology for estimating and optimising FPGA routing fabrics using high-level modelling and convex optimisation techniques. Experimental methods for explor...
Alastair M. Smith, George A. Constantinides, Peter...
105
Voted
ETT
2000
70views Education» more  ETT 2000»
15 years 17 days ago
SS-MC-MA Systems with Pilot Symbol Aided Channel Estimation in the Asynchronous Uplink
Spread spectrum multi-carrier multiple access (SS-MC-MA) systems exploit in a similar manner as MC-CDMA systems the advantages of the diversity gain due to the spread spectrum tech...
Stefan Kaiser, Witold A. Krzymien, Khaled Fazel
76
Voted
IGARSS
2009
14 years 10 months ago
Radio Base Network and Tomographic Processing for Real Time Estimation of the Rainfall Rate Fields
In this paper, we propose a novel remote sensing method that is adequate for rainfall rate measurements in real time by means of tomographic processing applied to power attenuatio...
Fabrizio Cuccoli, Luca Facheris, Stefano Gori
CODES
2004
IEEE
15 years 4 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
114
Voted
GLVLSI
2003
IEEE
119views VLSI» more  GLVLSI 2003»
15 years 6 months ago
Simultaneous peak and average power minimization during datapath scheduling for DSP processors
The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using...
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappi...