Sciweavers

1118 search results - page 7 / 224
» Implementing Image Applications on FPGAs
Sort
View
112
Voted
FPGA
2001
ACM
152views FPGA» more  FPGA 2001»
15 years 1 months ago
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression [2, 5, 4]. However, the algorithms proposed in l...
Jörg Ritter, Paul Molitor
82
Voted
FPL
2008
Springer
153views Hardware» more  FPL 2008»
14 years 11 months ago
Exploring FPGA network on chip implementations across various application and network loads
Abstract-The network on chip will become a future general purpose interconnect for FPGAs much like today's standard OPB or PLB bus architectures. However, performance characte...
Graham Schelle, Dirk Grunwald
FPL
2008
Springer
104views Hardware» more  FPL 2008»
14 years 11 months ago
FPGA family composition and effects of specialized blocks
Field-Programmable Gate Arrays (FPGAs) have gained wide acceptance among low- to medium-volume applications. However, there are gaps between FPGA and custom implementations in ter...
Pongstorn Maidee, Nagib Hakim, Kia Bazargan
FPGA
2009
ACM
151views FPGA» more  FPGA 2009»
15 years 4 months ago
Wirelength modeling for homogeneous and heterogeneous FPGA architectural development
This paper describes an analytical model that relates the architectural parameters of an FPGA to the average prerouting wirelength of an FPGA implementation. Both homogeneous and ...
Alastair M. Smith, Steven J. E. Wilton, Joydip Das
80
Voted
TVLSI
2008
115views more  TVLSI 2008»
14 years 9 months ago
Outer Loop Pipelining for Application Specific Datapaths in FPGAs
Most hardware compilers apply loop pipelining to increase the parallelism achieved, but pipelining is restricted to the only innermost level in a nested loop. In this work we exten...
Kieron Turkington, Turkington A. Constantinides, K...