5562 search results - page 410 / 1113 » Implementing Parallel Cell-DEVS |
169
click to vote
VLSI
2010
Springer
15 years 25 days ago
2010
Springer
Multi-FPGA systems (MFS's) represent a promising technology for various applications, such as the implementation of supercomputers and parallel and computational intensive emu...
192
Voted
ISCAS
2011
IEEE
14 years 9 months ago
2011
IEEE
Abstract— Multi-core processors are about to conquer embedded systems — it is not the question of whether they are coming but how the architectures of the microcontrollers shou...
176
click to vote
INFOCOM
2012
IEEE
13 years 8 months ago
2012
IEEE
Packet classification is one of the major challenges in designing high-speed routers and firewalls as it involves sophisticated multi-dimensional searching. Ternary Content Address...
157
click to vote
ICPP
2009
IEEE
16 years 24 days ago
2009
IEEE
—In an attempt to increase the performance/cost ratio, large compute clusters are becoming heterogeneous at multiple levels: from asymmetric processors, to different system archi...
213
Voted
PVM
1997
Springer
15 years 10 months ago
1997
Springer
The extremely low latencies and high bandwidth results achievable with the Scalable Coherent Interface SCI at lowest level encourages its integration into existing Message Passin...