5562 search results - page 519 / 1113 » Implementing Parallel Cell-DEVS |
185
click to vote
IEEECIT
2007
IEEE
16 years 1 months ago
2007
IEEE
Instruction window is a key component which extracts Instruction Level Parallelism (ILP) in modern out-of-order microprocessors. In order to exploit ILP for improving processor pe...
210
click to vote
IPPS
2007
IEEE
16 years 1 months ago
2007
IEEE
Hardware accelerators are increasingly used to extend the computational capabilities of baseline scalar processors to meet the growing performance and power requirements of embedd...
191
click to vote
IPPS
2007
IEEE
16 years 1 months ago
2007
IEEE
An innovative technique to model and simulate partial and dynamic reconfigurable processors is presented in this paper. The basis for development is a SystemC kernel modified for ...
170
click to vote
IPPS
2007
IEEE
16 years 1 months ago
2007
IEEE
In future high-performance systems it will be essential to balance often-conflicting objectives of performance, power, energy, and temperature under variable workload and environ...
172
click to vote
IPPS
2007
IEEE
16 years 1 months ago
2007
IEEE
Model checking, logging, debugging, and checkpointing/recovery are great tools to identify bugs in small sequential programs. The direct application of these techniques to the dom...