4820 search results - page 310 / 964 » Implementing Signatures for C |
127
click to vote
FPGA
2009
ACM
15 years 11 months ago
2009
ACM
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
136
click to vote
GLVLSI
2009
IEEE
15 years 10 months ago
2009
IEEE
Recently, cooperative communication has attracted a lot of attention for its potential to increase spatial diversity. However, limited attention has been paid to the physical laye...
136
click to vote
ICPP
2008
IEEE
15 years 10 months ago
2008
IEEE
An asynchronous work-stealing implementation of dynamic load balance is implemented using Unified Parallel C (UPC) and evaluated using the Unbalanced Tree Search (UTS) benchmark ...
118
click to vote
FCCM
2007
IEEE
15 years 10 months ago
2007
IEEE
We present a domain-specific approach to generate highperformance hardware-software partitioned implementations of the discrete Fourier transform (DFT) in fixed point precision....
134
click to vote
GLVLSI
2005
IEEE
15 years 9 months ago
2005
IEEE
This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...