857 search results - page 49 / 172 » Implementing a STARI chip |
103
click to vote
TVLSI
2008
14 years 9 months ago
2008
Chip-Multi-Processors (CMP) utilize multiple energy-efficient Processing Elements (PEs) to deliver high performance while maintaining an efficient ratio of performance to energy-c...
ICCD
2005
IEEE
15 years 6 months ago
2005
IEEE
We propose VAriable Length Value Encoding (VALVE) technique to reduce the power consumption in the off-chip data buses. While past research has focused on encoding fixed length da...
IPPS
2007
IEEE
15 years 4 months ago
2007
IEEE
Snoopy cache coherence protocols broadcast requests to all nodes, reducing the latency of cache to cache transfer misses at the expense of increasing interconnect power. We propos...
ISCAS
2007
IEEE
15 years 4 months ago
2007
IEEE
Abstract— This paper reports the design of a high performance, adaptive low/high swing CMOS driver circuit (mj–driver) suitable for driving of global interconnects with large c...
MICRO
2006
IEEE
15 years 3 months ago
2006
IEEE
Although silicon optical technology is still in its formative stages, and the more near-term application is chip-to-chip communication, rapid advances have been made in the develo...