Sciweavers

857 search results - page 99 / 172
» Implementing a STARI chip
Sort
View
CHES
2009
Springer
171views Cryptology» more  CHES 2009»
15 years 10 months ago
The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators
We have devised a frequency injection attack which is able to destroy the source of entropy in ring-oscillator-based true random number generators (TRNGs). A TRNG will lock to freq...
A. Theodore Markettos, Simon W. Moore
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
15 years 10 months ago
Bridge Over Troubled Wrappers: Automated Interface Synthesis
System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process as IP blocks often ...
Vijay D'Silva, S. Ramesh, Arcot Sowmya
OSDI
2008
ACM
15 years 10 months ago
Memory-aware Scheduling for Energy Efficiency on Multicore Processors
Memory bandwidth is a scarce resource in multicore systems. Scheduling has a dramatic impact on the delay introduced by memory contention, but also on the effectiveness of frequen...
Andreas Merkel, Frank Bellosa
ICCD
2001
IEEE
106views Hardware» more  ICCD 2001»
15 years 6 months ago
A Low-Power Cache Design for CalmRISCTM-Based Systems
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dom...
Sangyeun Cho, Wooyoung Jung, Yongchun Kim, Seh-Woo...
FPGA
2009
ACM
183views FPGA» more  FPGA 2009»
15 years 4 months ago
HW/SW methodologies for synchronization in FPGA multiprocessors
Modern Field Programmable Gate Arrays (FPGA) can be programmed with multiple soft-core processors. These solutions can be used for MultiProcessor Systems-on-Chip (MPSoCs) prototyp...
Antonino Tumeo, Christian Pilato, Gianluca Palermo...