Sciweavers

581 search results - page 55 / 117
» Implementing the Best Processor Cores
Sort
View
CASES
2003
ACM
15 years 5 months ago
Efficient spill code for SDRAM
Processors such as StrongARM and memory such as SDRAM enable efficient execution of multiple loads and stores in a single instruction. This is particularly useful in connection wi...
V. Krishna Nandivada, Jens Palsberg
91
Voted
PLILP
1994
Springer
15 years 6 months ago
Hand-Writing Program Generator Generators
In this paper we argue that hand-writing a program generator generator has a number of advantages compared to generating a program generator generator by self-application of a part...
Lars Birkedal, Morten Welinder
113
Voted
ARC
2009
Springer
165views Hardware» more  ARC 2009»
15 years 8 months ago
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...
Xu Guo, Patrick Schaumont
PPOPP
2006
ACM
15 years 7 months ago
Scalable synchronous queues
We present two new nonblocking and contention-free implementations of synchronous queues, concurrent transfer channels in which producers wait for consumers just as consumers wait...
William N. Scherer III, Doug Lea, Michael L. Scott
ERSA
2004
129views Hardware» more  ERSA 2004»
15 years 3 months ago
A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs
Platform FPGAs incorporate many different components, such as processor core(s), reconfigurable logic, memory, etc., onto a single chip. When an application is synthesized on platf...
Jingzhao Ou, Viktor K. Prasanna