100 search results - page 7 / 20 » Improved Policies for Drowsy Caches in Embedded Processors |
105
click to vote
SPDP
1991
IEEE
15 years 3 months ago
1991
IEEE
Improvements in the processing speed of multiprocessors are outpacing improvements in the speed of disk hardware. Parallel disk I/O subsystems have been proposed as one way to clo...
JEC
2006
14 years 11 months ago
2006
Chip multi-processors (CMP) are rapidly emerging as an important design paradigm for both high performance and embedded processors. These machines provide an important performance...
170
click to vote
FDL
2004
IEEE
15 years 3 months ago
2004
IEEE
gn process of embedded systems moves currently towards higher levels of abstraction. As a consequence, a need arises for an early and realistic assessment of system level design d...
112
click to vote
ECRTS
2009
IEEE
14 years 9 months ago
2009
IEEE
While hardware caches are generally effective at improving application performance, they greatly complicate performance prediction. Slight changes in memory layout or data access p...
105
Voted
ISCA
2006
IEEE
15 years 5 months ago
2006
IEEE
This paper presents CMP Cooperative Caching, a unified framework to manage a CMP’s aggregate on-chip cache resources. Cooperative caching combines the strengths of private and ...