2032 search results - page 253 / 407 » Improving Java performance using hardware translation |
403
click to vote
DAC
2012
ACM
13 years 8 months ago
2012
ACM
Due to the breakdown of Dennardian scaling, the percentage of a silicon chip that can switch at full frequency is dropping exponentially with each process generation. This utiliza...
223
click to vote
ICIP
2005
IEEE
16 years 7 months ago
2005
IEEE
Object motions can be represented as a sequence of shape deformations and translations which can be interpretated as a sequence of points in N-dimensional shape space. These space...
216
click to vote
ASPLOS
2012
ACM
14 years 1 months ago
2012
ACM
Emerging fast, non-volatile memories (e.g., phase change memories, spin-torque MRAMs, and the memristor) reduce storage access latencies by an order of magnitude compared to state...
159
Voted
MICRO
1998
IEEE
15 years 10 months ago
1998
IEEE
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
169
click to vote
EMSOFT
2006
Springer
15 years 9 months ago
2006
Springer
Upper bounds on worst-case execution times, which are commonly called WCET, are a prerequisite for validating the temporal correctness of tasks in a real-time system. Due to the e...