Sciweavers

2032 search results - page 262 / 407
» Improving Java performance using hardware translation
Sort
View
INFOCOM
2000
IEEE
15 years 9 months ago
Adaptive Two-Level Unequal Error Protection Convolutional Code Scheme for Wireless ATM Networks
Abstract—Because the wireless asynchronous transfer mode (ATM) networks are often constrained with the limited link bandwidth and error prone characteristics, forward error corre...
Zhenqiang Sun, Shigetomo Kimura, Yoshihiko Ebihara
POS
1990
Springer
15 years 9 months ago
Semantic Clustering
Appropriate clustering of objects into pages in secondary memory is crucial to achieving good performance in a persistent object store. We present a new approach, termed semantic ...
Karen Shannon, Richard T. Snodgrass
ISCA
2012
IEEE
302views Hardware» more  ISCA 2012»
13 years 7 months ago
Scale-out processors
The emergence of global-scale online services has galvanized scale-out software, characterized by splitting vast datasets and massive computation across many independent servers. ...
Pejman Lotfi-Kamran, Boris Grot, Michael Ferdman, ...
TCAD
2008
114views more  TCAD 2008»
15 years 5 months ago
Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog
el Predicate Abstraction and Refinement Techniques for Verifying RTL Verilog Himanshu Jain, Daniel Kroening, Natasha Sharygina, and Edmund M. Clarke, Fellow, IEEE As a first step, ...
Himanshu Jain, Daniel Kroening, Natasha Sharygina,...
ISCAS
2008
IEEE
84views Hardware» more  ISCAS 2008»
15 years 11 months ago
Pulse-based signal compression for implanted neural recording systems
— Today’s implanted neural systems are bound by tight constraints on power and communication bandwidth. Most conventional ADC-based approaches fall into two categories. Either ...
John G. Harris, Jose C. Principe, Justin C. Sanche...