Sciweavers

5523 search results - page 78 / 1105
» Improving application performance with hardware data structu...
Sort
View
ASPLOS
2000
ACM
15 years 2 months ago
Slipstream Processors: Improving both Performance and Fault Tolerance
Processors execute the full dynamic instruction stream to arrive at the final output of a program, yet there exist shorter instruction streams that produce the same overall effec...
Karthik Sundaramoorthy, Zachary Purser, Eric Roten...
ICCAD
1995
IEEE
144views Hardware» more  ICCAD 1995»
15 years 1 months ago
Background memory management for dynamic data structure intensive processing systems
Abstract -- Telecommunication network management applications often require application-specific ICs that use large dynamically allocated stored data structures. Currently availab...
Gjalt G. de Jong, Bill Lin, Carl Verdonck, Sven Wu...
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
15 years 2 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman
CCIA
2010
Springer
14 years 4 months ago
Comparison of Topologies in Peer-to-Peer Data Sharing Networks
Interactions within Multi-agent systems can be structured in different ways depending on the application scenario and its environmental restrictions. In previous work we have devel...
Jordi Campos Miralles, Nuria Piqué, Maite L...
SI3D
2006
ACM
15 years 3 months ago
Hardware accelerated multi-resolution geometry synthesis
In this paper, we propose a new technique for hardware accelerated multi-resolution geometry synthesis. The level of detail for a given viewpoint is created on-the-fly, allowing f...
Martin Bokeloh, Michael Wand