Sciweavers

661 search results - page 50 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
HPCA
2004
IEEE
16 years 6 days ago
Reducing Branch Misprediction Penalty via Selective Branch Recovery
Branch misprediction penalty consists of two components: the time wasted on mis-speculative execution until the mispredicted branch is resolved and the time to restart the pipelin...
Amit Gandhi, Haitham Akkary, Srikanth T. Srinivasa...
IPPS
2007
IEEE
15 years 6 months ago
Design Alternatives for a High-Performance Self-Securing Ethernet Network Interface
This paper presents and evaluates a strategy for integrating the Snort network intrusion detection system into a high-performance programmable Ethernet network interface card (NIC...
Derek L. Schuff, Vijay S. Pai
RECONFIG
2008
IEEE
122views VLSI» more  RECONFIG 2008»
15 years 6 months ago
Using a CSP Based Programming Model for Reconfigurable Processor Arrays
The growing trend towards adoption of flexible and heterogeneous, parallel computing architectures has increased the challenges faced by the programming community. We propose a me...
Zain-ul-Abdin, Bertil Svensson
AINA
2005
IEEE
15 years 5 months ago
Implementation and Evaluation of a Java Based Computational Grid for Bioinformatics Applications
In the present study, THUBioGrid, an experimental distributed computing application for bioinformatics (BioGrid) is proposed. THUBioGrid incorporates directory services (data and ...
Chao-Tung Yang, Yi-Chun Hsiung, Heng-Chuan Kan
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
15 years 4 months ago
Software Versus Hardware Shared-Memory Implementation: A Case Study
We comparethe performance of software-supported shared memory on a general-purpose network to hardware-supported shared memory on a dedicated interconnect. Up to eight processors,...
Alan L. Cox, Sandhya Dwarkadas, Peter J. Keleher, ...