Sciweavers

661 search results - page 75 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
IEEEPACT
2009
IEEE
15 years 6 months ago
Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning
—Performance degradation of memory-intensive programs caused by the LRU policy’s inability to handle weaklocality data accesses in the last level cache is increasingly serious ...
Qingda Lu, Jiang Lin, Xiaoning Ding, Zhao Zhang, X...
IPPS
1999
IEEE
15 years 4 months ago
Improving Collective I/O Performance Using Threads
Massively parallel computers are increasingly being used to solve large, I/O intensive applications in many different fields. For such applications, the I/O requirements quite oft...
Phillip M. Dickens, Rajeev Thakur
ITCC
2005
IEEE
15 years 5 months ago
A Scalable Dual Mode Arithmetic Unit for Public Key Cryptosystems
Elliptic Curve Cryptosystems (ECC) have become popular in recent years due to their smaller key sizes than traditional public key schemes such as RSA. However the gap between the ...
Francis M. Crowe, Alan Daly, William P. Marnane
ISCA
1997
IEEE
114views Hardware» more  ISCA 1997»
15 years 4 months ago
Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences
Superscalar processors currently have the potential to fetch multiple basic blocks per cycle by employing one of several recently proposed instruction fetch mechanisms. However, t...
Sriram Vajapeyam, Tulika Mitra
VLDB
1999
ACM
133views Database» more  VLDB 1999»
15 years 4 months ago
Online Dynamic Reordering for Interactive Data Processing
We present a pipelining, dynamically usercontrollable reorder operator, for use in dataintensive applications. Allowing the user to reorder the data delivery on the fly increases...
Vijayshankar Raman, Bhaskaran Raman, Joseph M. Hel...