193 search results - page 16 / 39 » Incremental logic rectification |
131
Voted
LOGCOM
2010
14 years 8 months ago
2010
When monitoring a system wrt. a property defined in a temporal logic such as LTL, a major concern is to settle with an adequate interpretation of observable system events; that is,...
96
Voted
DAC
2005
ACM
15 years 3 months ago
2005
ACM
This paper presents an eļ¬cient hardware architecture of an on-chip logic minimization coprocessor. The proposed architecture employs TCAM cells to provide fastest and memory eļ¬...
143
Voted
AISC
2004
Springer
15 years 7 months ago
2004
Springer
ion Within Partial Deduction for Linear Logic . . . . . . . . . . . . . . . . . 52 P. KĀØungas A Decision Procedure for Equality Logic with Uninterpreted Functions . . . 66 O. Tver...
105
click to vote
EXACT
2007
15 years 4 months ago
2007
Given a model and a property expressed in temporal logic, a model checker normally produces a counterexample in case the model does not satisfy the property. This counterexample i...
117
click to vote
ICCAD
2010
IEEE
14 years 12 months ago
2010
IEEE
Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig In...