Sciweavers

2784 search results - page 221 / 557
» Instruction Level Parallelism
Sort
View
CLUSTER
2007
IEEE
15 years 10 months ago
Non-collective parallel I/O for global address space programming models
— Achieving high performance for out-of-core applications typically involves explicit management of the movement of data between the disk and the physical memory. We are developi...
Sriram Krishnamoorthy, Juan Piernas, Vinod Tippara...
SC
2005
ACM
15 years 9 months ago
Transformations to Parallel Codes for Communication-Computation Overlap
This paper presents program transformations directed toward improving communication-computation overlap in parallel programs that use MPI’s collective operations. Our transforma...
Anthony Danalis, Ki-Yong Kim, Lori L. Pollock, D. ...
CF
2007
ACM
15 years 8 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
EUC
2007
Springer
15 years 8 months ago
Parallel Network Intrusion Detection on Reconfigurable Platforms
With the wide adoption of internet into our everyday lives, internet security becomes an important issue. Intrusion detection at the network level is an effective way of stopping m...
Chun Xue, Zili Shao, Meilin Liu, Qingfeng Zhuge, E...
DSRT
2009
IEEE
15 years 8 months ago
Switching to High Gear: Opportunities for Grand-Scale Real-Time Parallel Simulations
The recent emergence of dramatically large computational power, spanning desktops with multicore processors and multiple graphics cards to supercomputers with 105 processor cores,...
Kalyan S. Perumalla