Sciweavers

2784 search results - page 253 / 557
» Instruction Level Parallelism
Sort
View
CTRSA
2010
Springer
216views Cryptology» more  CTRSA 2010»
15 years 11 months ago
Speed Records for NTRU
In this paper NTRUEncrypt is implemented for the first time on a GPU using the CUDA platform. As is shown, this operation lends itself excellently for parallelization and performs...
Jens Hermans, Frederik Vercauteren, Bart Preneel
IPPS
2007
IEEE
15 years 10 months ago
Simulating Red Storm: Challenges and Successes in Building a System Simulation
Supercomputers are increasingly complex systems merging conventional microprocessors with system on a chip level designs that provide the network interface and router. At Sandia N...
Keith D. Underwood, Michael Levenhagen, Arun Rodri...
IPPS
2007
IEEE
15 years 10 months ago
Annotation Integration and Trade-off Analysis for Multimedia Applications
Multimedia applications for mobile devices, such as video/audio streaming, process streams of incoming data in a regular, predictable way. Content-aware optimizations through anno...
Radu Cornea, Alex Nicolau, Nikil Dutt
IPPS
2006
IEEE
15 years 10 months ago
Modeling and executing master-worker applications in component models
— This paper describes work in progress to extend component models to support Master-Worker applications and to let them to be executed on Grid infrastructures. The proposed appr...
Hinde-Lilia Bouziane, Christian Pérez, Thie...
PPOPP
2005
ACM
15 years 9 months ago
Revocable locks for non-blocking programming
In this paper we present a new form of revocable lock that streamlines the construction of higher level concurrency abstractions such as atomic multi-word heap updates. The key id...
Tim Harris, Keir Fraser