Sciweavers

2784 search results - page 278 / 557
» Instruction Level Parallelism
Sort
View
111
Voted
DEBS
2009
ACM
15 years 10 months ago
Event-based applications and enabling technologies
Event processing has become the paradigm of choice in many monitoring and reactive applications. However, the understanding of events, their composition and level of abstraction, ...
Annika Hinze, Kai Sachs, Alejandro P. Buchmann
120
Voted
HICSS
2008
IEEE
111views Biometrics» more  HICSS 2008»
15 years 10 months ago
Participant-Driven Collaborative Convergence
Traditional GSS workflow leverages the abilities of an expert facilitator to lead groups through the convergence activities. This dependence on a facilitator creates a bottleneck ...
Joel H. Helquist, John Kruse, Mark Adkins
IPPS
2007
IEEE
15 years 10 months ago
QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks
DSP applications can be suitably represented using Process Network Models. This paper uses a modification of Kahn Process Network to solve the problem of finding an optimum arch...
Sunil Shukla, Neil W. Bergmann, Jürgen Becker
ISCAS
2007
IEEE
141views Hardware» more  ISCAS 2007»
15 years 10 months ago
Towards a GBit/s Programmable Decoder for LDPC Convolutional Codes
Abstract— We analyze the decoding algorithm for regular timeinvariant LDPC convolutional codes as a 3D signal processing scheme and derive several parallelization concepts, which...
Emil Matús, Marcos B. S. Tavares, Marcel Bi...
128
Voted
EUROPAR
2004
Springer
15 years 9 months ago
Understanding the Behavior and Performance of Non-blocking Communications in MPI
The behavior and performance of MPI non-blocking message passing operations are sensitive to implementation specifics as they are heavily dependant on available system level buff...
Taher Saif, Manish Parashar