Sciweavers

2784 search results - page 366 / 557
» Instruction Level Parallelism
Sort
View
163
Voted
JGTOOLS
2006
199views more  JGTOOLS 2006»
15 years 3 months ago
Fast Approximation of High-Order Voronoi Diagrams and Distance Transforms on the GPU
We present a graphics hardware implementation of the tangent-plane algorithm for computing the kth-order Voronoi diagram of a set of point sites in image space. Correct and effici...
Ian Fischer, Craig Gotsman
128
Voted
TVLSI
2008
115views more  TVLSI 2008»
15 years 3 months ago
Outer Loop Pipelining for Application Specific Datapaths in FPGAs
Most hardware compilers apply loop pipelining to increase the parallelism achieved, but pipelining is restricted to the only innermost level in a nested loop. In this work we exten...
Kieron Turkington, Turkington A. Constantinides, K...
PC
2007
112views Management» more  PC 2007»
15 years 3 months ago
Service address routing: a network-embedded resource management layer for cluster computing
Service address routing is introduced as a novel and powerful paradigm for the integration of resource management functions into the interconnection fabric of cluster computers. S...
Isaac D. Scherson, Daniel S. Valencia, Enrique Cau...
HPDC
2007
IEEE
15 years 9 months ago
IDEA: : an infrastructure for detection-based adaptive consistency control in replicated services
In Internet-scale distributed systems, replicationbased scheme has been widely deployed to increase the availability and efficiency of services. Hence, consistency maintenance amo...
Yijun Lu, Ying Lu, Hong Jiang
122
Voted
HPCC
2007
Springer
15 years 9 months ago
Optimizing Array Accesses in High Productivity Languages
One of the outcomes of DARPA’s HPCS program has been the creation of three new high productivity languages: Chapel, Fortress, and X10. While these languages have introduced impro...
Mackale Joyner, Zoran Budimlic, Vivek Sarkar